

Features

- ATPG support in all major software vendor tools
- Functionally compatible with Lattice Semiconductor BSCAN2 reference design
- Small LUT count in programmable logic device
- High TCK rate achievable
- Customisation of functionality available

Overview

The GLD2 provides 4 or more IEEE1149.1 (JTAG) ports that can be multiplexed to a single master port. By providing multiple local scan ports that can be omitted or included into the active scan chain the GLD2 provides the ability to simplify the JTAG architecture on the PCBA and reduce the test execution times.




Figure : GLD2 Block diagram

Pin Descriptions

Pin Name	Number Of Pins)	I/O	Description
TOEn	1	I	This signal, when low, causes all outputs on the device to be in the high impedance state.
TRSTn	1	I	This is the master Test Reset as described by IEEE1149.1.
TCK	1	I	This is the master Test Clock as described by IEEE1149.1.
TMS	1	I	This is the master Test Mode Select as described by IEEE1149.1.
TDI	1	I	This is the master Test Data In as described by IEEE1149.1.
TDO	1	O	This is the master Test Data Out as described by IEEE1149.1.
ID _(1 - 4)	4	I	The 4 pins input value can be read by software via the IEEE1149.1 interface.
LSP_TRSTn _(1 - 4)	4	O	The Test Reset pin as defined by IEEE1149.1 for each of the LSPs.
LSP_TCK _(1 - 4)	4	O	The Test Clock pin as defined by IEEE1149.1 for each of the LSPs.
LSP_TMS _(1 - 4)	4	O	The Test Mode Select pin as defined by IEEE1149.1 for each of the LSPs.
LSP_TDI _(1 - 4)	4	I	The Test Data In pin as defined by IEEE1149.1 for each of the LSPs.
LSP_TDO _(1 - 4)	4	O	The Test Data Out pin as defined by IEEE1149.1 for each of the LSPs.

Functional Description

The GLD2 IP consists of the main IEEE1149.1 test access port (TAP) state machine which is closely coupled to the state machine for each local scan port control. There is the standard supporting logic for the TAP including the instruction register and bypass register along with the option logic to support the GLD2 functions which include the control register and the ID register. The selection loaded into the control register in conjunction with the local scan port state machine determines the inclusion or omission of an local scan port from the active scan chain.

The main state machine for the GLD2 is the IEEE1149.1 TAP access port the state diagram is show in the following figure.




Figure : IEEE1149.1 Test Access Port State machine.

This TAP port controls the selection of the active data register for scan operations. The GLD2 supports 4 data registers which enables the selection of the active local scan port along with the reading of the device ID pins and providing the mandatory bypass register. The select register for the 4 local scan port implementation is 8 bits in length. The size of the select register can be expanded to support implementations of the GLD 2 supporting more than 4 local scan ports.

Register Name	Register Size (Bits)	Description
Instruction Register	8	IEEE1149.1 required instruction decode register
Bypass Register	1	IEEE1149.1 required register
ID Register	4	Provides readable data that can be set on the I/O of the GLD2
Select Register	8	Provides the control for the local scan ports in the GLD2

Figure : GLD2 Register Descriptions

Instruction	Hex Op Code Value	Active Data Register
SCANIDB	FC	ID Register
READIDB	7D	ID Register
SCANSEL	7E	Select Register
BYPASS	*Unspecified values	Bypass Register

* All Op code values not specified connect the Bypass register on the device

Table : GLD2 Instruction Operation Codes

Instruction Descriptions

BYPASS : Selects the BYPASS register to be connected into the active scan chain

SCANIDB : Selects the ID register to be connected into the active scan chain enabling the ID pins of the GLD2 to be read

READIDB : Selects the ID register to be connected into the active scan chain, the value of the ID pins on the device can not be read using this instruction

SCANSEL : Selects the Select register to be connected into the active scan chain, enabling the selection of local scan ports to be included in the active scan chain

Register Descriptions

INSTRUCTION REGISTER : The IEEE1149.1 mandatory instruction register performs a method of selecting the active data register as per the IEEE1149.1 specification. The capture value of the instruction register is XXXXXX01 .

BYPASS REGISTER : The IEEE1149.1 mandatory bypass register on the GLD2 provides a single bit data path for the Shift-DR operation on the GLD2.

ID REGISTER : The ID register provides a method of reading the value presented on the ID pins of the device.

SELECT REGISTER : The SELECT register provides the control of the LSPs on the GLD2 each LSP can have its TMS signal held in a defined stable state or be included in the active scan chain.


Bit	Function
0	TMS ₁ Stable State
1	Enable LSP ₁
2	TMS ₂ Stable State
3	Enable LSP ₂
4	TMS ₃ Stable State

5	Enable LSP ₃
6	TMS ₄ Stable State
7	Enable LSP ₄

Figure : Select register bit definitions

Local Scan Port Connection Sequence

The LSPs can be included in the the active scan chain by the assoicated bit within the select register. The 8 bit select register supports 4 LSPs which can be connected as per the following diagram



Note : The GLD register is always preset independent on the presence of LSPs

Diagram : Local Scan Port Connection Sequence

Increasing The Number of Local Scan Ports Supported

For designs that require more than 4 LSPs it is possible to support this requirement in two ways. The choice between the two methods will be driven by the test tool being used on the project.

Cascade Mode

The GLD2 may be cascaded to provide 8 LSPs. This method of expansion is used by the JTAG Technology's tool set. The logic for the GLD2 is implemented twice in order to provide the total of 8 LSPs. The active scan chain will have 2 sets of GLD registers present at all times.




Figure : GLD2 Cascade operation

The LSPs are connected as shown in the following figure when all LSPs are active when used in the cascade mode. If no LSPs are active the active scan chain will contain the two applicable GLD registers.





Figure : Cascade LSP connections

Expanded Select register Mode

The number of supported LSPs in the GLD may also be increased by the enlarging of the select register in the device. By increasing the select register by increments of 8 bits in size it is possible to support an additional 4 LSPs. If the select register is increased to 24 bits then the GLD2 supports an additional 4 LSPs giving a total of 12 LSPs and so on. The expanded select register solution is used with the Asset-Intertech and Corelis tool sets.

Bit	Function
0	TMS ₁ Stable State
1	Enable LSP ₁
2	TMS ₂ Stable State
3	Enable LSP ₂
4	TMS ₃ Stable State
5	Enable LSP ₃
6	TMS ₄ Stable State
7	Enable LSP ₄
8	TMS ₅ Stable State
9	Enable LSP ₅
10	TMS ₆ Stable State
11	Enable LSP ₆
12	TMS ₇ Stable State
13	Enable LSP ₇
14	TMS ₈ Stable State
15	Enable LSP ₈

Figure : Enlarged Select Register Support for 8 LSPs



Note : Any LSP may be omitted but the GLD2 register is always present in the scan chain

Figure : Expanded Select Register 8 LSP active scan chain connections

Also available are expanded select register versions of a 12 and 16 port GLD device. For cascade implementations the GLD2 4port IP can be used to expand the LSP count to the desired LSP count. It should be noted that the device utilisation and the maximum TCK rate performance using a cascade solution is beneficial compared to the expanded select register method.

GLD2 Implementation

The GLD2 is currently supplied in multiple formats the first being NGO components for the Lattice Diamond tool providing a solution where the optimised IP can be integrated with customer logic in the target FPGA. To support the usage of the NGO flow implementation examples in both verilog and VHDL are supplied. A Lattice edif file is also supplied this enables the GLD2 to be placed and routed stand alone in a selected FPGA device. Generic verilog code is also provided which allows the additional user logic to be intergrated with the GLD2 IP. The verilog code is generic and can be targeted to any vendors programmable device. This provides an FPGA vendor independent solution for JTAG scan chain management.

GLD2 : 4 Port Implementation

Device	Speed Grade	Utilisation	F _{max} (Mhz)	Number of I/Os
LCMX02-640HC-4TG100C	-4	78 LUTs	>30	30

GLD2 : 8 Port Implementation (Expanded Select Register)

Device	Speed Grade	Utilisation	F _{max} (Mhz)	Number of I/Os
LCMX02-640HC-4TG100C	-4	117 LUTs	>30	50

GLD2 : 8 Port Implementation (Cascade)

Device	Speed Grade	Utilisation	F _{max} (Mhz)	Number of I/Os
LCMX02-640HC-4TG100C	-4	131 LUTs	>30	50

Note :

In all bench marks the Lattice Diamond® 3.1 design software was used with default settings

Disclaimers

The information in this document is believed to be reliable and accurate. Digital Development Consultants does not provided any representations or warranties, expressed or implied, to the completeness and accuracy of the information or its use. Digital Development Consultants shall not have liability for the consequences of the use of the information. Digital Development Consultants reserves the right to make changes to the information contained within the document without any limitation including specifications, circuitry and product descriptions.

In no event will Digital Development Consultants be held liable for any indirect, incidental, punitive or consequential damages (including – without limitation – loss of profits, loss of savings, business interruption, costs related to the removal or replacement of products or re-work costs). Including if the damages are based on tort (including negligence), warranty, a breach of contract or any other legal theory.

Digital Development Consultants products are not authorised or warranted for use in life-support, life critical or safety critical systems. Nor in applications or equipment where failure or malfunction of the Digital Development Consultants product would result in personal injury , death or damage to property or the environment.

Digital Development Consultants products are sold subject to standard terms and conditions which are available upon request. Digital Development Consultants expressly objects to applying the customer's terms and conditions with regard to the purchase of Digital Development Consultants products.